Area efficient digital logic NOT gate using single electron box (SEB) Davoud Bahrepour Int. J. Simul. Multidisci. Des. Optim., 8 (2017) A6 Published online: 23 January 2017 DOI: 10.1051/smdo/2016017
