Area efficient digital logic NOT gate using single electron box (SEB)Davoud BahrepourInt. J. Simul. Multisci. Des. Optim., 8 (2017) A6DOI: https://doi.org/10.1051/smdo/2016017
